Previous Thread
Next Thread
Print Thread
Page 30 of 56 1 2 28 29 30 31 32 55 56
rfka01 #105968 06/08/16 04:15 PM
Joined: Mar 2006
Posts: 1,079
Likes: 6
L
Very Senior Member
Offline
Very Senior Member
L
Joined: Mar 2006
Posts: 1,079
Likes: 6
And of course I forgot one label on my chart above:

VIDOUT = video output from DC011 video ASIC


"When life gives you zombies... *CHA-CHIK!* ...you make zombie-ade!"
rfka01 #105982 06/10/16 02:34 AM
Joined: Jan 2012
Posts: 891
Likes: 17
C
Senior Member
Offline
Senior Member
C
Joined: Jan 2012
Posts: 891
Likes: 17
CP/M finally.
[Linked Image from i.imgur.com]

This only works if the index pulse irq is suppressed when the fdc is busy. I'd like to know if there are any other examples of currently working machines/software when enables the index pulse irq before submitting to make sure it doesn't break anything.

rfka01 #105985 06/10/16 07:24 AM
Joined: Jan 2012
Posts: 1,180
Likes: 17
R
rfka01 Offline OP
Very Senior Member
OP Offline
Very Senior Member
R
Joined: Jan 2012
Posts: 1,180
Likes: 17
*opens virtual bottle of beer*

Cheers!

Great news ... but the case of the missing irq is strange indeed ... maybe something with the esoteric RX50 drives?


NCR DMV- DEC Rainbow- Siemens PCD- ITT 3030-Oly People- Acorn A5000- Olivetti M20
rfka01 #105986 06/10/16 07:55 AM
Joined: Mar 2001
Posts: 17,234
Likes: 260
R
Very Senior Member
Offline
Very Senior Member
R
Joined: Mar 2001
Posts: 17,234
Likes: 260
That actually makes some sense that the index pulses wouldn't be passed on while the FDC was busy, but yeah it definitely needs a lot of regression testing.

rfka01 #105994 06/10/16 07:00 PM
Joined: Jan 2012
Posts: 891
Likes: 17
C
Senior Member
Offline
Senior Member
C
Joined: Jan 2012
Posts: 891
Likes: 17
I can't find any other software which even enables the index pulse irq much less is regressed with this change. There are just so many machines with fd197x fdcs though, I can't test them all.

rfka01 #105995 06/10/16 08:21 PM
Joined: Aug 2015
Posts: 406
Senior Member
Offline
Senior Member
Joined: Aug 2015
Posts: 406
board config option maybe, with default as the old way?


Because I can
rfka01 #106007 06/11/16 03:12 PM
Joined: Jan 2012
Posts: 891
Likes: 17
C
Senior Member
Offline
Senior Member
C
Joined: Jan 2012
Posts: 891
Likes: 17
The old fd197x emulation had many per-machine hacks. Don't really want to go there again.

rfka01 #106049 06/16/16 07:16 PM
Joined: Apr 2012
Posts: 193
B
Senior Member
Offline
Senior Member
B
Joined: Apr 2012
Posts: 193
Hello,

have tracked down a weird CPU bug: if i do a soft reboot from within SETUP with CTRL-SETUP (a key combination from the the manual) the Z80 corrupts the 808x address space with stack data.

What i found out:

* BIOS begins an extensive memory test (BITTEST_AX) -

https://github.com/shattered/retro-...w100b/8086_DISASSEMBLY_23-022e5-00#L3931

* problem gets visible at this location:

https://github.com/shattered/retro-...w100b/8086_DISASSEMBLY_23-022e5-00#L4175

- BX is current address
- AL contains XOR result of correct and actual value

Z80 writes to $07f0/$07f1 (reflected at 808x offset $87f0/$87f1).

RESULT: ERROR 19 Main Board RAM (0-64K)

Why does the Z80 interfere with the memory test?

There is a reasonable suspicion the ZFLIP flag is set or handled wrongly. I just cant find where...

P.S.: floppy test on the DIAG.DISK (from 'indiviual tests') now aborts with a 'Z80 response error'. Coincidence?

Any ideas? :-)

Screenshot of Z80 caught in the act:

https://dl.dropboxusercontent.com/u/37819653/BANNISTER/Z80_writes_to_8088_memory.jpg

Last edited by Bavarese; 06/16/16 08:04 PM.
rfka01 #106050 06/16/16 08:23 PM
Joined: Mar 2006
Posts: 1,079
Likes: 6
L
Very Senior Member
Offline
Very Senior Member
L
Joined: Mar 2006
Posts: 1,079
Likes: 6
are the flags reset to their appropriate values in device_reset? if anything is only set in device_init and not _reset, and/or is not reset properly by whatever the ctrl-setup reset function does (does it somehow activate one of the reset lines on the board itself thru an i/o port, sort of like how the RESET opcode on the 68000 causes the reset pin to output 5v?)

LN


"When life gives you zombies... *CHA-CHIK!* ...you make zombie-ade!"
rfka01 #106051 06/16/16 08:37 PM
Joined: Jan 2012
Posts: 1,180
Likes: 17
R
rfka01 Offline OP
Very Senior Member
OP Offline
Very Senior Member
R
Joined: Jan 2012
Posts: 1,180
Likes: 17
(Unrelated to Bavarese's problem):
If you run the rainbow driver compiled from latest git, you get

Code
Fatal error: install_ram_generic: In range ed000-ed0ff mirror 1f00, mirror touches a set address bit, did you mean f00 ?



NCR DMV- DEC Rainbow- Siemens PCD- ITT 3030-Oly People- Acorn A5000- Olivetti M20
Page 30 of 56 1 2 28 29 30 31 32 55 56

Link Copied to Clipboard
Who's Online Now
1 members (1 invisible), 203 guests, and 0 robots.
Key: Admin, Global Mod, Mod
ShoutChat
Comment Guidelines: Do post respectful and insightful comments. Don't flame, hate, spam.
Forum Statistics
Forums9
Topics9,328
Posts122,128
Members5,074
Most Online1,283
Dec 21st, 2022
Our Sponsor
These forums are sponsored by Superior Solitaire, an ad-free card game collection for macOS and iOS. Download it today!

Superior Solitaire
Forum hosted by www.retrogamesformac.com