Previous Thread
Next Thread
Print Thread
Page 5 of 9 1 2 3 4 5 6 7 8 9
Re: Triumph-Adler alphatronic P3 (+ P1, P2 and P4) [Re: rfka01] #111883
12/26/17 03:17 PM
12/26/17 03:17 PM
Joined: Nov 2017
Posts: 8
Germany
H
helwie44 Offline
Member
helwie44  Offline
Member
H
Joined: Nov 2017
Posts: 8
Germany
Missing cursor

Quote
We just do not have a CURSOR in the emulation here. I think there might be something missing on the display chip connections.
The Registe MAP is in the area 03FF0-03FFFh only as a write option.


Here I have the original development documents from sks to the DISPLAY CONTROLLER for the KISS PC. A slight revision was made by TA for the alphatronic P2 series. And also used for the TA P3 / P30 systems.
Hardware (memory usage) and the software ratings are always almost identical.

Display schematic / software parameters

In my revision of the MATRIX I have now the Ctrl function available.
Via Esc key and another key, a Ctrl code is sent. That was exactly the same with TA. From the cp / m operation, this kind works properly.

Re: Triumph-Adler alphatronic P3 (+ P1, P2 and P4) [Re: rfka01] #111884
12/26/17 04:14 PM
12/26/17 04:14 PM
Joined: Mar 2001
Posts: 16,004
USA
R
R. Belmont Online content
Very Senior Member
R. Belmont  Online Content
Very Senior Member
R
Joined: Mar 2001
Posts: 16,004
USA
The cursor on 6845 systems is the responsibility of the draw callback; the 6845 itself just tells you where it is, not what style it is.

Re: Triumph-Adler alphatronic P3 (+ P1, P2 and P4) [Re: rfka01] #111925
12/29/17 11:00 PM
12/29/17 11:00 PM
Joined: Jan 2012
Posts: 922
Bavaria
rfka01 Offline OP
Senior Member
rfka01  Offline OP
Senior Member
Joined: Jan 2012
Posts: 922
Bavaria
Quote
The cursor on 6845 systems


The Alphatronic P2's use crt5027, P3 and P30 crt5037, i.e. TMS9927 ... does it work with them the same way? I couldn't find an example where a driver that uses these chips explicitly sets a cursor.

helwie44 mentioned that on a P3 (which uses 80 track floppies) you can insert a P2 disk (40 tracks, single sided) or P2S/P2U (40 tracks, double sided), and as long as your files are on the first side of the floppy, you can import these via the "Pseudo drive" P:
MAME lets me mount the image, but I get a BDOS error ... is this the same double stepping problem as with 360K disks in 1.2M drives on PC drivers?

The 8085's RST lines are used in the Alphatronics, 7.5 connects to the keyboard system, 6.5 is vsync ("Bildimpuls-Lücke") and 5.5 hsync ("Zeilenimpuls-Lücke"). According to helwie44 connecting these will help the P2 driver continue from its current waiting (HLT) state.
For the vsync signal, the source contains the line
Code
MCFG_TMS9927_VSYN_CALLBACK(INPUTLINE("maincpu", I8085_RST65_LINE)) MCFG_DEVCB_XOR(1)

Is this all that's needed or is there additional code required?

Currently, the vram is setup as
Code
AM_RANGE(0x03000, 0x03bff) AM_WRITEONLY AM_SHARE("vram")
. helwie44 says, the vram should be readable from the main cpu as well as from the display controller. Would changing to AM_RAM AM_SHARE do the trick?


NCR DMV- DEC Rainbow- Siemens PCD- ITT 3030-Oly People- Acorn A5000- Olivetti M20
Re: Triumph-Adler alphatronic P3 (+ P1, P2 and P4) [Re: rfka01] #111926
12/29/17 11:47 PM
12/29/17 11:47 PM
Joined: Mar 2001
Posts: 16,004
USA
R
R. Belmont Online content
Very Senior Member
R. Belmont  Online Content
Very Senior Member
R
Joined: Mar 2001
Posts: 16,004
USA
In order:

- I'm unfamiliar with how the cursor works on the 9927.
- This is the same double-stepping problem. You cannot read discs in MAME on a drive that isn't an exact geometry match, period.
- The 9927 implementation in MAME doesn't have an HSYNC callback or output. One will need to be added. VSync is fine as-is.
- The VRAM is fine as-is, I think. It looks at a glance like both the CPU and display controller can access it. If the CPU really can write it, then yes, AM_RAM AM_SHARE works.

Re: Triumph-Adler alphatronic P3 (+ P1, P2 and P4) [Re: rfka01] #111942
12/30/17 11:58 PM
12/30/17 11:58 PM
Joined: Mar 2006
Posts: 1,019
PA, USA
L
Lord Nightmare Online content
Very Senior Member
Lord Nightmare  Online Content
Very Senior Member
L
Joined: Mar 2006
Posts: 1,019
PA, USA
crt5027 iirc is also used on the xerox notetaker, and it needs the vblank, hblank and odd/even pins to be emulated to work properly. Currently we only do vblank (and maybe hblank), which causes major issues since the odd/even field pin is used as an interrupt source on the notetaker.

The Odd/even pin when in interlaced mode stays active for one field and inactive for the next field (and each field is only displaying the odd or even lines).
In non-interlaced mode, the odd/even pin is the lsb of the scanline number, so it inverts every scanline.
I guess technically the odd/even pin is ALWAYS the lsb of the scanline number, just the scanline is incremented by 2 in interlaced mode, and 1 in non-interlaced mode.

The notetaker uses the interlaced mode.

LN


"When life gives you zombies... *CHA-CHIK!* ...you make zombie-ade!"
Re: Triumph-Adler alphatronic P3 (+ P1, P2 and P4) [Re: rfka01] #111956
01/01/18 10:27 AM
01/01/18 10:27 AM
Joined: Jan 2012
Posts: 922
Bavaria
rfka01 Offline OP
Senior Member
rfka01  Offline OP
Senior Member
Joined: Jan 2012
Posts: 922
Bavaria
Just wanted to say thanks to Carl ... a CURSORY glance had shown that he had been busy smile

@LN ... it would be great if you could as HSYNC to the graphics chip.


NCR DMV- DEC Rainbow- Siemens PCD- ITT 3030-Oly People- Acorn A5000- Olivetti M20
Re: Triumph-Adler alphatronic P3 (+ P1, P2 and P4) [Re: rfka01] #112091
01/07/18 11:31 PM
01/07/18 11:31 PM
Joined: Jan 2012
Posts: 922
Bavaria
rfka01 Offline OP
Senior Member
rfka01  Offline OP
Senior Member
Joined: Jan 2012
Posts: 922
Bavaria
Carl's and AJR's contributions have advanced the state of the Alphatronics emulation in wide leaps ... I will post disk images tomorrow that match the drivers and may help.

The P2 series now shows signs of life after the provision of a HSYNC signal from the TMS9927 driver.
All you need is a little patience, as it takes a while for the MOS prompt to show up.

[Linked Image]

From here you can boot into two regions on the disk using the B (in the case of this disk a BASIC dialect) and B1 (here shown with a disk utility) commands.

[Linked Image]

A speciality of the TA P2 and P2S is the existence of a CP/M with a TPA at 0x4300 that uses no bankswitching and keeps the MOS ROM below.

[Linked Image]

The P2U has the same bank switching logic as the P3 and can boot a "full" 64K CP/M

[Linked Image]

In MAME, the P2 varieties and P3 share most of their code, so at the moment even the lowly P2 can boot the 64K CP/M.

The Alphatronics' cursor moves back to line 1 (and then down the screen again) if you go beyond line 24 of the text screen.

[Linked Image]

So at the moment the next challenges are (and help is again most welcome)

* fix the cursor movement
* give the P2 line its proper video chip, the 5527 instead of the 5537
* seperate the P2 models better (single sided vs. double sided, remove bank switching in P2 and P2S but keep for P2U)
* check why video using the HSYNC is slowing down the system
* fix data exchange between P3 and P2

I thought I could get around the double stepping problem by allowing the P3 to switch to a DSDD drive, but even then I get a BDOS error if I try to access P2 disks via the pseudo drive P:


NCR DMV- DEC Rainbow- Siemens PCD- ITT 3030-Oly People- Acorn A5000- Olivetti M20
Re: Triumph-Adler alphatronic P3 (+ P1, P2 and P4) [Re: rfka01] #112102
01/08/18 04:26 AM
01/08/18 04:26 AM
Joined: Dec 2015
Posts: 83
A
AJR Offline
Member
AJR  Offline
Member
A
Joined: Dec 2015
Posts: 83
Quote

check why video using the HSYNC is slowing down the system


Unfortunately this is practically unavoidable. The HSYN output has to turn on and then off at a set period during every scanline, including during the vertical sync and blanking period. Currently this timer is disabled when the HSYN callback isn't configured, since many systems use it only to drive the monitor or not at all (since the actual device also generates a composite sync output).

I rather doubt that VSYN is really meant to be inverted. The TMS9927's VSYN output is active high, and the 8085 RST 6.5 input is also triggered at a high level both on actual hardware and in MAME (which generally treats IRQ lines as active high, even though they happen to be active low on actual hardware more often than not).

Re: Triumph-Adler alphatronic P3 (+ P1, P2 and P4) [Re: rfka01] #112105
01/08/18 01:57 PM
01/08/18 01:57 PM
Joined: Mar 2001
Posts: 16,004
USA
R
R. Belmont Online content
Very Senior Member
R. Belmont  Online Content
Very Senior Member
R
Joined: Mar 2001
Posts: 16,004
USA
And the slowdown in the emulation may be due to the wrongly inverted VSYN.

Re: Triumph-Adler alphatronic P3 (+ P1, P2 and P4) [Re: R. Belmont] #112107
01/08/18 02:15 PM
01/08/18 02:15 PM
Joined: Dec 2015
Posts: 83
A
AJR Offline
Member
AJR  Offline
Member
A
Joined: Dec 2015
Posts: 83
After perusing the Notetaker schematics, I think P2 might be doing something similar to what it does: the video board inverts VSYN to buffer it onto the bus, and the CPU board inverts it yet again to turn it into an active-high interrupt input (though the Notetaker I/O CPU receives it indirectly through a 8259 PIC).

Page 5 of 9 1 2 3 4 5 6 7 8 9

Who's Online Now
1 registered members (xinyingho), 71 guests, and 2 spiders.
Key: Admin, Global Mod, Mod
Shout Box
Forum Statistics
Forums9
Topics8,574
Posts112,027
Members4,812
Most Online225
May 26th, 2014
Powered by UBB.threads™ PHP Forum Software 7.6.1.1
(Release build 20180111)
Page Time: 0.090s Queries: 14 (0.049s) Memory: 5.7357 MB (Peak: 5.9570 MB) Zlib enabled. Server Time: 2018-09-18 21:04:17 UTC