Well, DEC manuals state the FDC code has a 'sweet spot' (whatever that tells us). I may have to look that paragraph up.
(i dont want to argue...)
Found a description of the wait state logic, as described by DEC:
(Technical manual, PDF page 115)
WAIT logic (DUELL schmatics, saved from Shoutbox):
Sorry for the bad quality.
