CP/M finally.
[Linked Image from i.imgur.com]

This only works if the index pulse irq is suppressed when the fdc is busy. I'd like to know if there are any other examples of currently working machines/software when enables the index pulse irq before submitting to make sure it doesn't break anything.