Also, according to the schematics, it ignores the R/W line for CnXX and C800 accesses. Is that a normal thing to do? The ROM would be enabled while the CPU’s trying to drive the bus. Would it damage anything? Would it affect subsequent open bus reads? Is it just hoping software is well-behaved and doesn’t write there? Is it worth implementing write_cnxx to select the low ROM bank?