The <<1 shifts are there because the AICA's COEF and MADRS are mapped to 32-bit aligned memory addresses.

For the DSP field definitions I did use the magical Neill document found here ---> http://www.neillcorlett.com/etc/myaica.txt