From the H8S manual... "The interrupt controller disables interrupt acceptance for a 3-state period after the CPU has updated the mask level with an LDC, ANDC, ORC, or XORC instruction."
Cybiko Xtreme emulation is going to need this emulated at some point.
